Monolithic 3D 6T-SRAM Based on Newly Designed Gate and Source/Drain Bottom Contact Schemes
For the first time, we suggested that the monolithic 3D (M3D) static random access memory (SRAM) with gate and S/D bottom contact (GBC and SDBC) schemes (SRAM<sub>SDGBC</sub>) and analyzed they could significantly improve the power, performance, and area (PPA) compared to the conventiona...
Main Authors: | Junjong Lee, Jun-Sik Yoon, Jinsu Jeong, Seunghwan Lee, Sanguk Lee, Rock-Hyun Baek |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9558762/ |
Similar Items
-
Evaluation of Monolithic 3-D Logic Circuits and 6T SRAMs With InGaAs-n/Ge-p Ultra-Thin-Body MOSFETs
by: Kuan-Chin Yu, et al.
Published: (2016-01-01) -
3-D Monolithic Stacking of Complementary-FET on CMOS for Next Generation Compute-In-Memory SRAM
by: Md. Aftab Baig, et al.
Published: (2023-01-01) -
Monolithic 3D-Based SRAM/MRAM Hybrid Memory for an Energy-Efficient Unified L2 TLB-Cache Architecture
by: Young-Ho Gong
Published: (2021-01-01) -
Comprehensive Analysis of Source and Drain Recess Depth Variations on Silicon Nanosheet FETs for Sub 5-nm Node SoC Application
by: Jinsu Jeong, et al.
Published: (2020-01-01) -
Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells
by: Sebastiano Strangio, et al.
Published: (2015-01-01)