A low latency and low power indirect topology for on-chip communication.
This paper presents the Hybrid Scalable-Minimized-Butterfly-Fat-Tree (H-SMBFT) topology for on-chip communication. Main aspects of this work are the description of the architectural design and the characteristics as well as a comparative analysis against two established indirect topologies namely Bu...
Main Authors: | Usman Ali Gulzari, Sarzamin Khan, Muhammad Sajid, Sheraz Anjum, Frank Sill Torres, Hessam Sarjoughian, Abdullah Gani |
---|---|
Format: | Article |
Language: | English |
Published: |
Public Library of Science (PLoS)
2019-01-01
|
Series: | PLoS ONE |
Online Access: | https://doi.org/10.1371/journal.pone.0222759 |
Similar Items
-
A New Cross-By-Pass-Torus Architecture Based on CBP-Mesh and Torus Interconnection for On-Chip Communication.
by: Usman Ali Gulzari, et al.
Published: (2016-01-01) -
Bandwidth-Constrained Multi-Objective Segmented Brute-Force Algorithm for Efficient Mapping of Embedded Applications on NoC Architecture
by: Sarzamin Khan, et al.
Published: (2018-01-01) -
An Efficient Algorithm for Mapping Real Time Embedded Applications on NoC Architecture
by: Sarzamin Khan, et al.
Published: (2018-01-01) -
Design and implementation of low-latency, low-power reconfigurable on-chip networks
by: Chen, Chia-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2017) -
Performance Evaluation of Application Mapping Approaches for Network-on-Chip Designs
by: Waqar Amin, et al.
Published: (2020-01-01)