Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOS

Abstract The design and analysis of a low‐power multi‐band injection‐locked wireless receiver, implemented in complementary metal–oxide–semiconductor (CMOS) 130 nm technology, for wireless sensor network (WSN) applications are presented. The proposed receiver composed of an injection‐locked oscillat...

Full description

Bibliographic Details
Main Authors: Jared Mercier, Yushi Zhou
Format: Article
Language:English
Published: Hindawi-IET 2021-09-01
Series:IET Circuits, Devices and Systems
Subjects:
Online Access:https://doi.org/10.1049/cds2.12048
_version_ 1797425289302638592
author Jared Mercier
Yushi Zhou
author_facet Jared Mercier
Yushi Zhou
author_sort Jared Mercier
collection DOAJ
description Abstract The design and analysis of a low‐power multi‐band injection‐locked wireless receiver, implemented in complementary metal–oxide–semiconductor (CMOS) 130 nm technology, for wireless sensor network (WSN) applications are presented. The proposed receiver composed of an injection‐locked oscillator (ILO), low‐noise amplifier (LNA), and an envelope detector utilizes non‐coherent detection based on the frequency‐to‐amplitude conversion property of the injection‐locking phenomena. A lock range enhancement method is proposed through analytically and numerically determining the optimum biasing point of the injection transistor. The lock range of divide‐by‐4 super‐harmonic injection‐locking dictated by the third‐order non‐linear coefficient of the injection transistor is first investigated. The receiver applies divide‐by‐4, divide‐by‐2, and fundamental injection to demodulate the frequency‐shift‐key (FSK) and ON/OFF‐key (OOK) modulated signals from 433, 860–868, 902–928, 950–956, and 2360–2400 MHz frequency bands while keeping the power consumption in sub‐mW range. Post‐layout simulation results demonstrate that the proposed design achieves a maximum data rate of 5 Mbps for both FSK and OOK signals. With two modes of operation (high‐band and low‐band), the receiver consumes 762 and 675 μW of static power from a 0.7 V supply, achieving a sensitivity of −77 and −70 dBm at BER of 2 × 10−3. The FOMs for each mode are 152 and 135 pJ/b, respectively.
first_indexed 2024-03-09T08:13:58Z
format Article
id doaj.art-c13ec4898d7c47c085768f59b9314234
institution Directory Open Access Journal
issn 1751-858X
1751-8598
language English
last_indexed 2024-03-09T08:13:58Z
publishDate 2021-09-01
publisher Hindawi-IET
record_format Article
series IET Circuits, Devices and Systems
spelling doaj.art-c13ec4898d7c47c085768f59b93142342023-12-02T22:55:21ZengHindawi-IETIET Circuits, Devices and Systems1751-858X1751-85982021-09-0115652253910.1049/cds2.12048Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOSJared Mercier0Yushi Zhou1Electrical and Computer Engineering, Lakehead University Thunder Bay CanadaElectrical and Computer Engineering, Lakehead University Thunder Bay CanadaAbstract The design and analysis of a low‐power multi‐band injection‐locked wireless receiver, implemented in complementary metal–oxide–semiconductor (CMOS) 130 nm technology, for wireless sensor network (WSN) applications are presented. The proposed receiver composed of an injection‐locked oscillator (ILO), low‐noise amplifier (LNA), and an envelope detector utilizes non‐coherent detection based on the frequency‐to‐amplitude conversion property of the injection‐locking phenomena. A lock range enhancement method is proposed through analytically and numerically determining the optimum biasing point of the injection transistor. The lock range of divide‐by‐4 super‐harmonic injection‐locking dictated by the third‐order non‐linear coefficient of the injection transistor is first investigated. The receiver applies divide‐by‐4, divide‐by‐2, and fundamental injection to demodulate the frequency‐shift‐key (FSK) and ON/OFF‐key (OOK) modulated signals from 433, 860–868, 902–928, 950–956, and 2360–2400 MHz frequency bands while keeping the power consumption in sub‐mW range. Post‐layout simulation results demonstrate that the proposed design achieves a maximum data rate of 5 Mbps for both FSK and OOK signals. With two modes of operation (high‐band and low‐band), the receiver consumes 762 and 675 μW of static power from a 0.7 V supply, achieving a sensitivity of −77 and −70 dBm at BER of 2 × 10−3. The FOMs for each mode are 152 and 135 pJ/b, respectively.https://doi.org/10.1049/cds2.12048amplitude shift keyingCMOS integrated circuitsfrequency shift keyinginjection locked oscillatorslow noise amplifierslow‐power electronics
spellingShingle Jared Mercier
Yushi Zhou
Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOS
IET Circuits, Devices and Systems
amplitude shift keying
CMOS integrated circuits
frequency shift keying
injection locked oscillators
low noise amplifiers
low‐power electronics
title Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOS
title_full Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOS
title_fullStr Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOS
title_full_unstemmed Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOS
title_short Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOS
title_sort low power multi band injection locked wireless receiver in 0 13 μm cmos
topic amplitude shift keying
CMOS integrated circuits
frequency shift keying
injection locked oscillators
low noise amplifiers
low‐power electronics
url https://doi.org/10.1049/cds2.12048
work_keys_str_mv AT jaredmercier lowpowermultibandinjectionlockedwirelessreceiverin013mmcmos
AT yushizhou lowpowermultibandinjectionlockedwirelessreceiverin013mmcmos