An Approach to Test Program Generation Based on Formal Specifications of Caching and Address Translation Mechanisms

In this work, an approach to generate test programs for functional verification of memory management units of microprocessors is proposed. The approach is based on formal specification of memory access instructions, namely load and store instructions, and memory devices such as cache units and addre...

Full description

Bibliographic Details
Main Authors: A. . Kamkin, A. . Protsenko, A. . Tatarnikov
Format: Article
Language:English
Published: Ivannikov Institute for System Programming of the Russian Academy of Sciences 2018-10-01
Series:Труды Института системного программирования РАН
Subjects:
Online Access:https://ispranproceedings.elpub.ru/jour/article/view/641