Logic‐Compatible Charge‐Trapping Tunnel Field Effect Transistors for Low‐Power, High‐Accuracy, and Large‐Scale Neuromorphic Systems
Charge‐trapping tunnel field effect transistors (CT‐TFETs) are experimentally demonstrated, and their array operations are discussed for low‐power large‐scale neuromorphic applications. CT‐TFETs cointegrated with charge‐trapping metal–oxide–semiconductor FETs (CT‐MOSFETs) through complementary metal...
Main Authors: | Jae Seung Woo, Chae Lin Jung, Ki Ryung Nam, Woo Young Choi |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-11-01
|
Series: | Advanced Intelligent Systems |
Subjects: | |
Online Access: | https://doi.org/10.1002/aisy.202300242 |
Similar Items
-
Retention Secured Nonlinear and Self‐Rectifying Analog Charge Trap Memristor for Energy‐Efficient Neuromorphic Hardware
by: Geunyoung Kim, et al.
Published: (2023-01-01) -
Near‐Infrared‐Sensing Flexible Organic Synaptic Transistors with Water‐Processable Charge‐Trapping Polymers for Potential Neuromorphic Computing/Skin Applications
by: Taehoon Kim, et al.
Published: (2024-04-01) -
Tunnel Field-Effect Transistors: Prospects and Challenges
by: Uygar E. Avci, et al.
Published: (2015-01-01) -
Memcapacitor Crossbar Array with Charge Trap NAND Flash Structure for Neuromorphic Computing
by: Sungmin Hwang, et al.
Published: (2023-11-01) -
Built-In Sheet Charge As an Alternative to Dopant Pockets in Tunnel Field-Effect Transistors`
by: Devin Verreck, et al.
Published: (2018-01-01)