A Calibration-Free Digital-to-Time Converter for Phase Interpolation-Based Fractional-N PLLs
In this paper, a fractional frequency division phase-locked loop based on phase interpolation is proposed and implemented using the TSMC 0.11 <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML" display="inline"><semantics><mi mathvariant="sa...
Main Authors: | Weishuang Liang, Qi Liu, Yebing Gan |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-02-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/4/841 |
Similar Items
-
Economical interpolator in a ΣΔ D/A converter
by: Vytenis Puidokas
Published: (2010-02-01) -
Design a PLL for Fractional Frequency Synthesizers using DDSM with Reduced Hardware
by: Leila Jahanpanah, et al.
Published: (2022-06-01) -
Digital calibration technique based AC injection for continuous‐time sigma‐delta converters
by: Shengling Zhu, et al.
Published: (2023-10-01) -
Noise Floor Reduction in Frequency Delta-Sigma Modulation Microphone Sensors
by: Koichi Maezawa, et al.
Published: (2021-05-01) -
A Novel Three-Point Modulation Technique for Fractional-N Frequency Synthesizer Applications
by: Kang-Chun Peng, et al.
Published: (2013-04-01)