Line current ripple reduction of two paralleled three‐phase two‐level converter using optimized common‐mode voltage injections
Abstract This paper proposes a common‐mode voltage injection‐based pulse width modulation strategy to optimize the AC current ripple of parallel interleaved converters. In general, modulation methods entail a trade‐off between switching times and voltage error. Given the redundancy in the available...
Main Authors: | Shengfu Liu, Xiaoliang Jin, Wen Shi, Huan Yang, Rongxiang Zhao |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2021-07-01
|
Series: | IET Power Electronics |
Subjects: | |
Online Access: | https://doi.org/10.1049/pel2.12047 |
Similar Items
-
New multilevel inverter based on reduced switch basic cell for high voltage levels
by: Ali Seifi, et al.
Published: (2024-03-01) -
Stability enhancement of bi‐directional voltage source converters in modern power systems
by: Mohamad Amin Ghasemi, et al.
Published: (2024-01-01) -
High voltage gain switched z‐source inverter with low current stress
by: Golaleh Zarei, et al.
Published: (2024-01-01) -
A selection principle of submodule switching state vectors for switching frequency reduction in voltage self‐balancing half‐bridge modular multilevel converters
by: Yiyuan Zhou, et al.
Published: (2024-01-01) -
A family of Z‐source‐based half‐bridge inverters: Topology derivation
by: Mohmmadamin Aalami, et al.
Published: (2024-02-01)