Design Methodology of an Equalizer for Unipolar Non Return to Zero Binary Signals in the Presence of Additive White Gaussian Noise Using a Time Delay Neural Network on a Field Programmable Gate Array

Design Methodology of an Equalizer for Unipolar Non Return to Zero Binary Signals in the Presence of Additive White Gaussian Noise Using a Time Delay Neural Network on a Field Programmable Gate Array

This article presents a design methodology for designing an artificial neural network as an equalizer for a binary signal. Firstly, the system is modelled in floating point format using Matlab. Afterward, the design is described for a Field Programmable Gate Array (FPGA) using fixed point format. Th...

Full description

Bibliographic Details
Main Authors: Santiago T. Pérez Suárez, Carlos M. Travieso González, Jesús B. Alonso Hernández
Format: Article
Language:English
Published: MDPI AG 2013-12-01
Series:Sensors
Subjects:
equalizer
AWGN
neural network
FPGA
floating point
fixed point
Matlab
Simulink
System Generator
ISE
Online Access:http://www.mdpi.com/1424-8220/13/12/16829

Internet

http://www.mdpi.com/1424-8220/13/12/16829

Similar Items