Simple low power‐delay‐product parallel signed multiplier design using radix‐8 structure with efficient partial product reduction
Abstract The continued quest for finding a low‐power and high‐performance hardware algorithm for signed number multiplication led to designing a simple and novel radix‐8 signed number multiplier with 3‐bit grouping and partial product reduction performed using magnitudes of the multiplicand and the...
Main Authors: | Naga Venkata Vijaya Krishna Boppana, Saiyu Ren |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-08-01
|
Series: | The Journal of Engineering |
Subjects: | |
Online Access: | https://doi.org/10.1049/tje2.12296 |
Similar Items
-
Functional design errors in digital circuits : diagnosis correction and repair /
by: 235978 Chang, Kai-hui, et al.
Published: (2009) -
A digital delay locked loop with a monotonic delay line
by: Jen‐Chieh Liu, et al.
Published: (2023-06-01) -
Pronto : a product term reduction approach / [mikrofilem]
by: 403498 Martinez-Carbatlido, Jorge Francisco -
An adjustable 0.3 V current winner‐take‐all circuit for analogue neural networks
by: Meysam Akbari, et al.
Published: (2021-08-01) -
DTL digital gate circuits of assessed quality. General application category
by: 8096 British Standards Institution