Design of a 0.4 V, 8.43 ENOB, 5.29 nW, 2 kS/s SAR ADC for Implantable Devices
This paper presents a 9-bit differential, minimum-powered, successive approximation register (SAR) ADC intended for implantable devices or sensors. Such applications demand nanowatt-range power consumption, which is achieved by designing the SAR ADC with a proposed bootstrap switch, bespoke split-ca...
Main Authors: | Posani Vijaya Lakshmi, Sarada Musala, Avireni Srinivasulu, Cristian Ravariu |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-11-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/22/4691 |
Similar Items
-
A High ENOB 14-Bit ADC without Calibration
by: Costas Laoudias, et al.
Published: (2024-01-01) -
A 0.49–4.34 μW LC-SAR Hybrid ADC with a 10.85-Bit ENOB and 20 KS/s Bandwidth
by: Hai Tang, et al.
Published: (2024-03-01) -
A 12-bit High-Speed Time-Interleaved Pipelined Asynchronous Successive-Approximation ADC in 22-nm FDSOI CMOS
by: Hamid Karrari, et al.
Published: (2024-01-01) -
A 40 MHz 11-Bit ENOB Delta Sigma ADC for Communication and Acquisition Systems
by: Hussein Fakhoury, et al.
Published: (2022-12-01) -
A 7.6-nW 1-kS/s 10-Bit SAR ADC for Biomedical Applications
by: Yunfeng Hu, et al.
Published: (2022-11-01)