Modeling and Analysis of Carbon-Nanotube Interconnections for Future Nanotechnology Interconnections between High Speed CMOS Integrated Circuits using FDTD Method
The size reduction of copper interconnects degrades their performances due to increased surface scattering, which significantly reduces the effective electron mean free path. Unlike Cu, CNTs support ballistic electron flow with a lower value of mean free, which highly induces researchers to change c...
Main Authors: | Youssef Nadir, Hassan Belahrach, Abdelilah Ghammaz, Aze-eddine Naamane, Mohammed Radouani |
---|---|
Format: | Article |
Language: | English |
Published: |
EDP Sciences
2022-01-01
|
Series: | E3S Web of Conferences |
Online Access: | https://www.e3s-conferences.org/articles/e3sconf/pdf/2022/18/e3sconf_icies2022_01082.pdf |
Similar Items
-
A comparative study of propagation delay applied on varieties carbon nanotubes Bundles interconnects using the FDTD and the ABCD matrix method
by: Nadir Youssef, et al.
Published: (2023-01-01) -
Optically interconnected integrated circuits to solve the CMOS interconnect bottleneck
by: Dhoedt, B, et al.
Published: (1998) -
Fully Integrated Graphene and Carbon Nanotube Interconnects for Gigahertz High-Speed Cmos Electronics
by: Chen, Xiangyu, et al.
Published: (2012) -
Equivalent circuit model of on-wafer CMOS interconnects for RFICs
by: Shi, Xiaomeng, et al.
Published: (2009) -
Carbon nanotubes for interconnects in VLSI integrated circuits
by: Robertson, J, et al.
Published: (2008)