Efficiency of Priority Queue Architectures in FPGA
This paper presents a novel SRAM-based architecture of a data structure that represents a set of multiple priority queues that can be implemented in FPGA or ASIC. The proposed architecture is based on shift registers, systolic arrays and SRAM memories. Such architecture, called MultiQueue, is optimi...
Main Author: | Lukáš Kohútka |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-07-01
|
Series: | Journal of Low Power Electronics and Applications |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9268/12/3/39 |
Similar Items
-
QGWFQS: A Queue-Group-Based Weight Fair Queueing Scheduler on FPGA
by: Yunfei Guo, et al.
Published: (2023-11-01) -
An N Server Cutoff Priority Queue Where Customers Request a Random Number of Servers
by: Schaack, Christian, et al.
Published: (2004) -
MULTICRITERIAL OPTIMIZATION OF PRIORITY QUEUEING SYSTEMS OPERATING AT COMPETITIVE INPUT FLOWS
by: V. A. Chekmenev, et al.
Published: (2014-02-01) -
New Selection Algorithm on Priority Service for Certification Queue Service Information System in BARISTRAND
by: Rizky Dwi Nugroho, et al.
Published: (2022-11-01) -
Hierarchical Queue Management Priority and Balancing Based Method under the Interaction Prediction Principle
by: Oleksandr Lemeshko, et al.
Published: (2023-01-01)