Hardware implementation of a novel edge-map generation technique for pupil detection in NIR images

Hardware implementation of a novel edge-map generation technique for pupil detection in NIR images

This paper proposes an edge-map generation technique for pupil detection in near infrared (NIR) images and its hardware implementation. The proposed edge-map generation technique is based on generating two different edge-maps of same eye image using Gaussian filtering, image binarization and Sobel e...

Ausführliche Beschreibung

Bibliographische Detailangaben
Hauptverfasser:	Vineet Kumar, Abhijit Asati, Anu Gupta
Format:	Artikel
Sprache:	English
Veröffentlicht:	Elsevier 2017-04-01
Schriftenreihe:	Engineering Science and Technology, an International Journal
Schlagworte:	Iris localization Pupil detection Edge-map generation FPGA based implementation Hardware implementation
Online Zugang:	http://www.sciencedirect.com/science/article/pii/S2215098616305456

Ähnliche Einträge

Dedicated hardware architecture for localizing iris in VW images
von: Vineet Kumar, et al.
Veröffentlicht: (2022-07-01)

A Flexible Hardware Accelerator for Booth Polynomial Multiplier
von: Omar S. Sonbul
Veröffentlicht: (2024-04-01)

A modified MixColumn-InversMixColumn in AES algorithm suitable for hardware implementation using FPGA device
von: Ragiel Hadi Prayitno, et al.
Veröffentlicht: (2023-12-01)

Novel Hardware Implementation of Deduplicating Visually Identical JPEG Image Chunks
von: Thang Luong, et al.
Veröffentlicht: (2024-01-01)

Efficient Hardware Implementation of the Lightweight Block Encryption Algorithm LEA
von: Donggeon Lee, et al.
Veröffentlicht: (2014-01-01)

An implementation method of missile speed compensation with FPGA on high speed moving platform
von: Hou Kaiqiang, et al.
Veröffentlicht: (2019-02-01)

Trade-Off Analysis of Hardware Architectures for Channel-Quality Classification Models
von: Alan Torres-Alvarado, et al.
Veröffentlicht: (2022-03-01)

Pupil Detection for Automatic Diagnosis of Eye Diseases Using Optimized Color Mapping
von: Rasul Kheyrolahi‌, et al.
Veröffentlicht: (2023-06-01)

A Hardware-Accelerated Approach to Chaotic Image Encryption: LTB Map and FPGA Implementation
von: Mohamed Yamni, et al.
Veröffentlicht: (2024-01-01)

Implementation of SM3 algorithm based on SoPC component
von: Meng-li SHAO,Yan-mei LI, et al.
Veröffentlicht: (2017-05-01)

B-HEX pupil expander: Pupil expansion redefined
von: Suven Bhattacharjee
Veröffentlicht: (2017-01-01)

DCryp-Unit: Crypto Hardware Accelerator Unit Design for Elliptic Curve Point Multiplication
von: Adel R. Alharbi, et al.
Veröffentlicht: (2024-01-01)

Novel Benes Network Routing Algorithm and Hardware Implementation
von: Dimitris Nikolaidis, et al.
Veröffentlicht: (2022-01-01)

Implementation of SM3 algorithm based on SoPC component
von: Meng-li SHAO, et al.
Veröffentlicht: (2017-05-01)

Robust and Swift Iris Recognition at distance based on novel pupil segmentation
von: Ahmed Khudhur Nsaif, et al.
Veröffentlicht: (2022-11-01)

32-Bit Fixed and Floating-Point Hardware Implementation for Enhanced Inverter Control: Leveraging FPGA in Recurrent Neural Network Applications
von: Chanakya Hingu, et al.
Veröffentlicht: (2024-01-01)

High-speed devices for modular reduction with minimal hardware costs
von: S. Tynymbayev, et al.
Veröffentlicht: (2019-01-01)

FPGA Implementation of Nerve Cell Using Izhikevich Neuronal Model as Spike Generator (SG)
von: Mohammed Tariqul Islam, et al.
Veröffentlicht: (2024-01-01)

Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans Based on Evolvable Hardware
von: Zeyu Li, et al.
Veröffentlicht: (2022-06-01)

High-performance FPGA Architecture for Data Streams Processing on Example of IPsec Gateway
von: Mateusz Korona, et al.
Veröffentlicht: (2018-08-01)

Interference Mitigation for GNSS Receivers Using FFT Excision Filtering Implemented on an FPGA
von: Tasneem Yousif, et al.
Veröffentlicht: (2022-10-01)

Hardware Implementation of the CCSDS 123.0-B-2 Near-Lossless Compression Standard Following an HLS Design Methodology
von: Yubal Barrios, et al.
Veröffentlicht: (2021-10-01)

A Hardware Prototype of a Flexible Spectrum Sensing Node for Smart Sensing Networks
von: Ahmed Elsokary, et al.
Veröffentlicht: (2016-04-01)

Hardware Implementation of an Automatic Rendering Tone Mapping Algorithm for a Wide Dynamic Range Display
von: Orly Yadid-Pecht, et al.
Veröffentlicht: (2013-10-01)

FeSHI: Feature Map-Based Stealthy Hardware Intrinsic Attack
von: Tolulope A. Odetola, et al.
Veröffentlicht: (2021-01-01)

A Novel and Fast Hardware Implementation for Golay Code Encoder
von: Morteza Nazeri, et al.
Veröffentlicht: (2018-01-01)

Hardware Implementation of Sobel Edge Detection Algorithm
von: Pujare Ankita, et al.
Veröffentlicht: (2020-01-01)

Design and Implementation of a Multiplier free FPGA based OFDM Transmitter
von: Bashar Adel Esttaifan, et al.
Veröffentlicht: (2023-07-01)

Hardware Implementation for Triaxial Contact-Force Estimation from Stress Tactile Sensor Arrays: An Efficient Design Approach
von: María-Luisa Pinto-Salamanca, et al.
Veröffentlicht: (2024-12-01)

An Efficient Selection-Based kNN Architecture for Smart Embedded Hardware Accelerators
von: Hamoud Younes, et al.
Veröffentlicht: (2021-01-01)

Speed Reading in the Dark: Accelerating Functional Encryption for Quadratic Functions with Reprogrammable Hardware
von: Milad Bahadori, et al.
Veröffentlicht: (2021-07-01)

A Novel and Efficient Hardware Implementation of Scalar Point Multiplier
von: M. Masoumi, et al.
Veröffentlicht: (2012-12-01)

Reducing the hardware requirements in FPGAbased controllers: a photovoltaic application
von: C.A. Ramos-Paja, et al.
Veröffentlicht: (2013-10-01)

Hardware Masking, Revisited
von: Thomas De Cnudde, et al.
Veröffentlicht: (2018-05-01)

Editorial: Implementation Mapping for selecting, adapting and developing implementation strategies
von: Maria E. Fernandez, et al.
Veröffentlicht: (2023-10-01)

Performance-efficient flexible architecture of m–Crypton cipher for resource-constrained applications
von: Pulkit Singh, et al.
Veröffentlicht: (2024-10-01)

Comparison of pupil expansion devices in small pupil phacoemulsification
von: Sudhakar Potti, et al.
Veröffentlicht: (2024-02-01)

FPGA Implementation of a Biological Neural Network Based on the Hodgkin-Huxley Neuron Model
von: Safa eYaghini Bonabi, et al.
Veröffentlicht: (2014-11-01)

An FPGA-Based Hardware Accelerator for CNNs Inference on Board Satellites: Benchmarking with Myriad 2-Based Solution for the CloudScout Case Study
von: Emilio Rapuano, et al.
Veröffentlicht: (2021-04-01)

Safety and efficacy of phacoemulsification and intraocular lens implantation through a small pupil using minimal iris manipulation
von: Papaconstantinou D, et al.
Veröffentlicht: (2016-05-01)