Improving the LUT Count for Mealy FSMS with Transformation of Output Collections
A method is proposed which aims at reducing the number of LUTs in the circuits of FPGA-based Mealy finite state machines (FSMs) with transformation of collections of outputs into state codes. The reduction is achieved due to the use of two-component state codes. Such an approach allows reducing the...
Main Authors: | Barkalov Alexander, Titarenko Larysa, Mazurkiewicz Małgorzata |
---|---|
Format: | Article |
Language: | English |
Published: |
Sciendo
2022-09-01
|
Series: | International Journal of Applied Mathematics and Computer Science |
Subjects: | |
Online Access: | https://doi.org/10.34768/amcs-2022-0035 |
Similar Items
-
Reducing Hardware in LUT-Based Mealy FSMs with Encoded Collections of Outputs
by: Alexander Barkalov, et al.
Published: (2022-10-01) -
Improving Hardware in LUT-Based Mealy FSMs
by: Alexander Barkalov, et al.
Published: (2022-08-01) -
Reducing the Number of Luts for Mealy FSMS with State Transformation
by: Barkalov Alexander, et al.
Published: (2024-03-01) -
Reducing LUT Count for FPGA-Based Mealy FSMs
by: Alexander Barkalov, et al.
Published: (2020-07-01) -
Using a Double-Core Structure to Reduce the LUT Count in FPGA-Based Mealy FSMs
by: Alexander Barkalov, et al.
Published: (2022-09-01)