Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators
Existing FPGA-based logic emulators suffer from limited inter-chip communication bandwidth, resulting in low gate utilization (10 20 percent). This resource imbalance increases the number of chips needed to emulate a particular logic design and thereby decreases emulation speed, since signals must c...
Main Authors: | Babb, Jonathan, Tessier, Russell, Agarwal, Anant |
---|---|
Published: |
2023
|
Online Access: | https://hdl.handle.net/1721.1/149212 |
Similar Items
-
Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulation
by: Babb, Jonathan William
Published: (2023) -
Virtual wires--overcoming pin limitations in FPGA-based logic emulation
by: Babb, Jonathan William
Published: (2005) -
InnerView hardware debugger : a logic analysis tool for the Virtual Wires emulation system
by: Hanono, Silvina Zimi
Published: (2005) -
Wire Wrapped Hexagonal Pin Arrays for Hydride Fueled PWRs
by: Diller, Peter, et al.
Published: (2012) -
Wire wrapped fuel pin hexagonal arrays for PWR service
by: Diller, Peter Ray
Published: (2008)