Compaction with Automatic Job Introduction
This thesis presents an algorithm for one-dimensional compaction of VLSI layouts. It differs from older methods in treating wires not as objects to be moved, but as constraints on the positions of other circuit components. These constraints are determined for each wiring layer using the theory of...
| 主要作者: | |
|---|---|
| 其他作者: | |
| 出版: |
2023
|
| 在线阅读: | https://hdl.handle.net/1721.1/149639 |