Geometrical Optimization of Planar Nano Vacuum Channel Transistors
Nano vacuum devices have demonstrated tunneling emission in low voltages due to their 10 nm scale gaps that create order 10 GV/m electric fields with just 10 V. The small gaps give rise to ballistic transport through the channel, which combined with the low capacitances of the electrodes, gives rise...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Published: |
Massachusetts Institute of Technology
2023
|
| Online Access: | https://hdl.handle.net/1721.1/150296 |
| _version_ | 1826211239515127808 |
|---|---|
| author | Bechhofer, Adina R. |
| author2 | Daniel, Luca |
| author_facet | Daniel, Luca Bechhofer, Adina R. |
| author_sort | Bechhofer, Adina R. |
| collection | MIT |
| description | Nano vacuum devices have demonstrated tunneling emission in low voltages due to their 10 nm scale gaps that create order 10 GV/m electric fields with just 10 V. The small gaps give rise to ballistic transport through the channel, which combined with the low capacitances of the electrodes, gives rise to ultrafast response times. Nano vacuum channel devices have also exemplified robustness in the face of extreme radiation and temperature conditions [28, 18]. The design of nano vacuum devices is unintuitive due to the complicated and partially unknown physics governing their operation. In this thesis, we present an approach to performing shape optimization on nano vacuum channel devices based on an adaptation of a simulated-annealing [55] algorithm. We defined figures of merit to maximize the current in a diode, minimize the off-to-on current ratio in a transistor, and minimize the gate leakage current in a transistor. We implemented a finite element electrostatic simulation to calculate the emission-current-density profiles on emitting tips in diodes and transistors. We also implemented a heuristic to particle tracking to speed up the simulations and optimization of transistors.
Using the optimization framework developed in this work, we are able to reach device designs that achieve a 6-orders-of-magnitude performance improvement compared to the initial geometry in approximately 10,000 optimization steps. For each emission model assumed, we uncover unique geometrical features that enhance the performance of devices on figure of merit of interest.
This work establishes a free and open-source framework for electronic device optimization. Using this framework, device designers and engineers can spend less time, money, and research efforts on developing efficient and high performing devices. |
| first_indexed | 2024-09-23T15:03:05Z |
| format | Thesis |
| id | mit-1721.1/150296 |
| institution | Massachusetts Institute of Technology |
| last_indexed | 2024-09-23T15:03:05Z |
| publishDate | 2023 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/1502962023-04-01T03:12:56Z Geometrical Optimization of Planar Nano Vacuum Channel Transistors Bechhofer, Adina R. Daniel, Luca Berggren, Karl K. Keathley, P. Donald Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science Nano vacuum devices have demonstrated tunneling emission in low voltages due to their 10 nm scale gaps that create order 10 GV/m electric fields with just 10 V. The small gaps give rise to ballistic transport through the channel, which combined with the low capacitances of the electrodes, gives rise to ultrafast response times. Nano vacuum channel devices have also exemplified robustness in the face of extreme radiation and temperature conditions [28, 18]. The design of nano vacuum devices is unintuitive due to the complicated and partially unknown physics governing their operation. In this thesis, we present an approach to performing shape optimization on nano vacuum channel devices based on an adaptation of a simulated-annealing [55] algorithm. We defined figures of merit to maximize the current in a diode, minimize the off-to-on current ratio in a transistor, and minimize the gate leakage current in a transistor. We implemented a finite element electrostatic simulation to calculate the emission-current-density profiles on emitting tips in diodes and transistors. We also implemented a heuristic to particle tracking to speed up the simulations and optimization of transistors. Using the optimization framework developed in this work, we are able to reach device designs that achieve a 6-orders-of-magnitude performance improvement compared to the initial geometry in approximately 10,000 optimization steps. For each emission model assumed, we uncover unique geometrical features that enhance the performance of devices on figure of merit of interest. This work establishes a free and open-source framework for electronic device optimization. Using this framework, device designers and engineers can spend less time, money, and research efforts on developing efficient and high performing devices. S.M. 2023-03-31T14:45:51Z 2023-03-31T14:45:51Z 2023-02 2023-02-28T14:36:02.093Z Thesis https://hdl.handle.net/1721.1/150296 In Copyright - Educational Use Permitted Copyright MIT http://rightsstatements.org/page/InC-EDU/1.0/ application/pdf Massachusetts Institute of Technology |
| spellingShingle | Bechhofer, Adina R. Geometrical Optimization of Planar Nano Vacuum Channel Transistors |
| title | Geometrical Optimization of Planar Nano Vacuum Channel Transistors |
| title_full | Geometrical Optimization of Planar Nano Vacuum Channel Transistors |
| title_fullStr | Geometrical Optimization of Planar Nano Vacuum Channel Transistors |
| title_full_unstemmed | Geometrical Optimization of Planar Nano Vacuum Channel Transistors |
| title_short | Geometrical Optimization of Planar Nano Vacuum Channel Transistors |
| title_sort | geometrical optimization of planar nano vacuum channel transistors |
| url | https://hdl.handle.net/1721.1/150296 |
| work_keys_str_mv | AT bechhoferadinar geometricaloptimizationofplanarnanovacuumchanneltransistors |