Global partitioning of parallel loops and data arrays for caches and distributed memory in multiprocessors
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1994.
Main Author: | Barua, Rajeev K. (Rajeev Kumar) |
---|---|
Other Authors: | A. Agarwal. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/36455 |
Similar Items
-
Global Partitioning of Parallel loops and Data Arrays for Caches and Distributed Memory in Multiprocessors
by: Barua, Rajeev K.
Published: (2023) -
Communication-Minimal Partitioning of Parallel Loops and Data Arrays for Cache-Coherent Distributed -Memory Multiprocess
by: Barua, Rajeev, et al.
Published: (2023) -
Addressing Partitioned Arrays in Distributed Memory Multiprocessors - the Software Virtual Memory Approach
by: Barua, Rajeev, et al.
Published: (2023) -
Automatic Partitioning of Parallel Loops and Data Arrays for Distributed Shared-memory Multiprocessors
by: Agarwal, Anant, et al.
Published: (2023) -
Automatic Partitioning of Parallel Loops for Cache-coherent Multiprocessors
by: Agarwal, Anant, et al.
Published: (2023)