A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS

A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS

In modern ICs, the trend of integrating more on-chip memories on a die has led SRAMs to account for a large fraction of total area and energy of a chip. Therefore, designing memories with dynamic voltage scaling (DVS) capability is important since significant active as well as leakage power savings...

Full description

Bibliographic Details
Main Authors:	Verma, Naveen, Sinangil, Mahmut Ersin, Chandrakasan, Anantha P.
Other Authors:	Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Format:	Article
Language:	en_US
Published:	Institute of Electrical and Electronics Engineers 2010
Subjects:	low-power SRAM design dynamic voltage scaling circuit reconfigurability cache memories
Online Access:	http://hdl.handle.net/1721.1/53553 https://orcid.org/0000-0002-5977-2748

Similar Items

Ultra-dynamic voltage scalable (U-DVS) SRAM design considerations
by: Sinangil, Mahmut E. (Mahmut Ersin)
Published: (2009)

A 45nm 0.5V 8T column-interleaved SRAM with on-chip reference selection loop for sense-amplifier
by: Sinangil, Mahmut Ersin, et al.
Published: (2011)

A 0.7-V 1.8-mW H.264/AVC 720p Video Decoder
by: Finchelstein, Daniel Frederic, et al.
Published: (2010)

Design of the two-tier MUX in 65 nm SRAM(65 nm SRAM两级多路选择器的设计)
by: ZHANGQiang(张强), et al.
Published: (2010-11-01)

A computational analysis on the role of low energy proton-induced single event upset in a 65 nm CMOS SRAM
by: M. Soleimaninia,, et al.
Published: (2020-11-01)

A Hybrid SRAM/RRAM In-Memory Computing Architecture Based on a Reconfigurable SRAM Sense Amplifier
by: Seyed Hassan Hadi Nemati, et al.
Published: (2023-01-01)

SRAM-Based PUF Reliability Prediction Using Cell-Imbalance Characterization in the State Space Diagram
by: Gabriel Torrens, et al.
Published: (2022-01-01)

A Reconfigurable SRAM CRP PUF with High Reliability and Randomness
by: Van Khanh Pham, et al.
Published: (2024-01-01)

Performance Analysis Of SRAM and Dram in Low Power Application
by: Yuvaraj S., et al.
Published: (2023-01-01)

A 65 nm Sub- V_{t} Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter
by: Verma, Naveen, et al.
Published: (2010)

Reliable SRAM using NAND‐NOR Gate in beyond‐CMOS QCA technology
by: Marshal Raj, et al.
Published: (2021-05-01)

Estimation during Design Phases of Suitable SRAM Cells for PUF Applications Using Separatrix and Mismatch Metrics
by: Abdel Alheyasat, et al.
Published: (2021-06-01)

A Novel 8T XNOR-SRAM: Computing-in-Memory Design for Binary/Ternary Deep Neural Networks
by: Nader Alnatsheh, et al.
Published: (2023-02-01)

Soft Error Sensitivity Analysis Based on 40 nm SRAM-Based FPGA
by: Xu Xiong, et al.
Published: (2022-11-01)

Performance evaluation of SRAM design using different field effect transistors
by: C. Venkataiah, et al.
Published: (2023-01-01)

A reconfigurable dual‐band low noise amplifier for 5G in 65‐nm CMOS
by: Jincai Wen, et al.
Published: (2023-06-01)

Ultra-Low Power and High-Throughput SRAM Design to Enhance AI Computing Ability in Autonomous Vehicles
by: Youngbae Kim, et al.
Published: (2021-01-01)

Characterization of Single Event Cell Upsets in a Radiation Hardened SRAM in a 40 nm Bulk CMOS Technology
by: Guoqing Yang, et al.
Published: (2020-06-01)

3-D Monolithic Stacking of Complementary-FET on CMOS for Next Generation Compute-In-Memory SRAM
by: Md. Aftab Baig, et al.
Published: (2023-01-01)

CNTFET-based SRAM cell design using INDEP technique
by: Mehwish Maqbool, et al.
Published: (2024-03-01)

Hardware Efficient Transposable 8T SRAM for Orthogonal Data Access
by: Dain Chon, et al.
Published: (2024-01-01)

Decision Tree-Based Adaptive Reconfigurable Cache Scheme
by: Wei Zhu, et al.
Published: (2021-06-01)

Investigation and statistical simulation of variation aware 14nm SRAM cache memory architecture
by: Pour, Somayeh Rahimi
Published: (2011)

SRAM Compilation and Placement Co-Optimization for Memory Subsystems
by: Biwei Liu
Published: (2023-03-01)

Mechanism and Equivalence of Single Event Effects Induced by 14 MeV Neutrons in High-Speed QDR SRAM
by: Shaohua Yang, et al.
Published: (2022-09-01)

FinFET 6T-SRAM All-Digital Compute-in-Memory for Artificial Intelligence Applications: An Overview and Analysis
by: Waqas Gul, et al.
Published: (2023-07-01)

Experimental Study on the Space Electrostatic Discharge Effect and the Single Event Effect of SRAM Devices for Satellites
by: Xuan Wang, et al.
Published: (2022-07-01)

S²RAM: Optimization of SRAM With Memory Access Patterns
by: Woong Choi
Published: (2024-01-01)

A Novel Approach to Design SRAM Cells for Low Leakage and Improved Stability
by: Tripti Tripathi, et al.
Published: (2018-10-01)

Design of low power SRAM cells with increased read and write performance using Read - Write assist technique
by: M. Srinu, et al.
Published: (2024-03-01)

Design and Implementation of CNFET SRAM Cells by Using Multi-Threshold Technique
by: Shanmugam Kavitha, et al.
Published: (2023-03-01)

Method for Improving the Reliability of SRAM-Based PUF Using Convolution Operation
by: Ruihu Cao, et al.
Published: (2022-10-01)

A Symmetric Novel 8T3R Non-Volatile SRAM Cell for Embedded Applications
by: Uma Maheshwar Janniekode, et al.
Published: (2022-04-01)

TECED: A Two-Dimensional Error-Correction Codes Based Energy-Efficiency SRAM Design
by: Zhenglin Chen, et al.
Published: (2022-05-01)

Stable, Low Power and Bit-Interleaving Aware SRAM Memory for Multi-Core Processing Elements
by: Nandakishor Yadav, et al.
Published: (2021-11-01)

An SRAM using output prediction to reduce BL-switching activity and statistically-gated SA for up to 1.9× reduction in energy/access
by: Chandrakasan, Anantha P., et al.
Published: (2015)

Analysis of read speed latency in 6T-SRAM cell using multi-layered graphene nanoribbon and cu based nano-interconnects for high performance memory circuit design
by: Sandip Bhattacharya, et al.
Published: (2023-10-01)

An embedded energy monitoring circuit for a 128kbit SRAM with body-biased sense-amplifiers
by: Sinangil, Yildiz, et al.
Published: (2015)

Improved reliability single loop single feed 7T SRAM cell for biomedical applications
by: Ashish Panchal, et al.
Published: (2023-07-01)

Application-Specific SRAM Design Using Output Prediction to Reduce Bit-Line Switching Activity and Statistically Gated Sense Amplifiers for Up to 1.9x Lower Energy/Access
by: Sinangil, Mahmut E., et al.
Published: (2015)