Heterostructures for High Performance Devices

Heterostructures for High Performance Devices

Show other versions (5)

Contains an introduction, reports on thirteen research projects and a list of publications.

Bibliographic Details
Main Authors:	Fonstad, Clifton J., Jr., Vlcek, James C., Singer, Richard A., Burns, Geoffrey F., Blanck, Herve, Shenoy, Krishna V., Mikkelson, James, Choi, Woo-Young, Royter, Yakov, Martin, Paul S., Haus, Hermann A., Kuo, Tanni Y., Cunningham, Jack, Prasad, Sheila, Meskoob, Bahman, Kim, Michael, Broekaert, Thomas P. E., Smet, Jurgen, Peng, Lung-Han, Jones, R. Victor, Ehrenrich, Victor, Hoshino, Isako, Ceyer, Sylvia T., Sawin, Herbert H.
Format:	Technical Report
Language:	English
Published:	Research Laboratory of Electronics (RLE) at the Massachusetts Institute of Technology (MIT) 2010
Subjects:	Heterostructures for High Performance Devices Computer Controlled Growth of Lattice-Matched InGaAIAs Heterostructures on InP InGaAIAs Strained-Layer Heterostructures on 111 GaAs for Optoelectronic Device Applications InGaAIAs Strained-Layer Heterostructures on InP for Optoelectronic Device Applications Molecular Beam Epitaxy of GaAIAs Laser Diode Heterostructures on Silicon Substrates Integration of Vertical Cavity Surface Emitting Lasers on GaAs Integrated Circuits MBE-Grown InGaAIAs/InP Long-Wavelength Laser Diodes for Narrow Linewidth Applications Applications for New Three Terminal Laser Diodes with Dynamic Control of Gain Index Applications for New Three Terminal Laser Diodes with Dynamic Control of Refractive Index Use of Graded Profiles to Improve InGaAIAs/InP Heterojunction Bipolar Transistor Performance Applications of Delta-Doping to Heterojunction Bipolar Transistors Microwave Characterization of Emitter-Down Heterojunction Bipolar Transistors Microwave Analysis of Emitter-Down Heterojunction Bipolar Transistors Microwave Modeling of Emitter-Down Heterojunction Bipolar Transistors AlAs Etch-Stop Layers for InGaAIAs/InP Heterostructure Devices AlAs Etch-Stop Layers for InGaAIAs/InP Heterostructure Circuits Three-Terminal n-n-n Quantum-Well-Base, Tunnel-Barrier Devices Self-Consistent Modeling of Biased Quantum-Well-Base, Tunnel-Barrier Structures Infrared Characterization of InGaAs/AIAs/InP Quantum Well Heterostructures Damage-Free In-Situ UHV Etching of III-V Heterostructures Using Molecular Beams Damage-Free In-Situ UHV Cleaning of III-V Heterostructures Using Molecular Beams Publications
Online Access:	http://hdl.handle.net/1721.1/57158

Internet

http://hdl.handle.net/1721.1/57158