Radiation effects in MIT Lincoln Lab 3DIC technology
We characterized TID effects in MITLL 3DIC technology. We found that the effects were comparable for nFETs on the bottom tier with that on single tier wafers. Less positive charge build-up is observed for wide nFETs on the upper tiers, and this is due to the absence of silicon below the BOX. Other r...
Main Authors: | Gouker, Pascale M., Wyatt, Peter W., Yost, Donna-Ruth W., Chen, Chenson K., Chen, Chang-Lee, Knecht, Jeffrey M., Keast, Craig L. |
---|---|
Other Authors: | Lincoln Laboratory |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2010
|
Online Access: | http://hdl.handle.net/1721.1/59350 |
Similar Items
-
Channel engineering of SOI MOSFETs for RF applications
by: Keast, Craig L., et al.
Published: (2010) -
Wafer-scale 3D integration of silicon-on-insulator RF amplifiers
by: Keast, Craig L., et al.
Published: (2010) -
MIT Lincoln Lab Offers Advice for Delivering On-Demand HPC
by: Russell, John
Published: (2021) -
The Compact RCS / Antenna Range at MIT Lincoln Laboratory
by: Shields, Michael W.
Published: (2011) -
MIT Lincoln Laboratory Supercomputing Center Brochure
Published: (2020)