A feature-to-wafer-scale model of etch-rate non-uniformity in deep reactive ion etching/
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2010.
Main Author: | Diaz, Jaime O. (Jaime Oscar Diaz Villamil) |
---|---|
Other Authors: | Duane S. Boning. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/61572 |
Similar Items
-
Etching performance of silicon wafers with redesigned etching drum
by: Dolah, Rozzeta
Published: (2006) -
Fabrication & characterization of high aspect ratio fine pitch deep reactive ion etched through-wafer electroplated copper interconnects
by: Dixit, Pradeep
Published: (2008) -
A process technology for realizing integrated inertial sensors using deep reactive ion etching (DRIE) and aligned wafer bonding
by: Yung, Chi-Fan, 1973-
Published: (2013) -
Development and characterization of deep reactive ion etching technology for through silicon interconnection
by: Nagarajan, Ranganathan
Published: (2010) -
A Two-level Prediction Model for Deep Reactive Ion Etch (DRIE)
by: Taylor, Hayden K., et al.
Published: (2004)