Gate-all-around silicon nanowire MOSFETs : top-down fabrication and transport enhancement techniques
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2010.
Main Author: | Hashemi, Pouya |
---|---|
Other Authors: | Judy L. Hoyt. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/62313 |
Similar Items
-
Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
by: Jie Gu, et al.
Published: (2021-01-01) -
Investigation of hole mobility in gate-all-around Si nanowire p-MOSFETs with high-k/metal-gate: Effects of hydrogen thermal annealing and nanowire shape
by: Hashemi, Pouya, et al.
Published: (2012) -
Gate-all-around n-MOSFETs with uniaxial tensile strain-induced performance enhancement scalable to sub-10-nm nanowire diameter
by: Gomez, Leonardo, et al.
Published: (2010) -
A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet
by: Kosmani, Nor Fareza
Published: (2020) -
Programmable Current Control of Silicon Field Emitter Arrays Using Gate-All-Around MOSFETs
by: Sahagun, Alvaro
Published: (2024)