Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis
The impact of process variation in deep-submicron technologies is especially pronounced for SRAM architectures which must meet demands for higher density and higher performance at increased levels of integration. Due to the complex structure of SRAM, estimating the effect of process variation accura...
Main Authors: | Qazi, Masood, Tikeka, Mehul, Dolecek, Lara, Shah, Devavrat, Chandrakasan, Anantha P. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2011
|
Online Access: | http://hdl.handle.net/1721.1/63115 https://orcid.org/0000-0002-5977-2748 https://orcid.org/0000-0003-0737-3259 |
Similar Items
-
Technique for Efficient Evaluation of SRAM Timing Failure
by: Qazi, Masood, et al.
Published: (2015) -
A 512kb 8T SRAM macro operating down to 0.57V with an AC-coupled sense amplifier and embedded data-retention-voltage sensor in 45nm SOI CMOS
by: Qazi, Masood, et al.
Published: (2011) -
CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks
by: Biswas, Avishek, et al.
Published: (2019) -
A 45nm 0.5V 8T column-interleaved SRAM with on-chip reference selection loop for sense-amplifier
by: Sinangil, Mahmut Ersin, et al.
Published: (2011) -
Influence in a large society: Interplay between information dynamics and network structure
by: Dolecek, Lara, et al.
Published: (2010)