Preliminary Characterisation of Low-Temperature Bonded Copper Interconnects for 3-D Integrated Circuits
Three dimensional (3-D) integrated circuits can be fabricated by bonding previously processed device layers using metal-metal bonds that also serve as layer-to-layer interconnects. Bonded copper interconnects test structures were created by thermocompression bonding and the bond toughness was measur...
Main Authors: | Leong, Hoi Liong, Gan, C.L., Pey, Kin Leong, Tsang, Chi-fo, Thompson, Carl V., Hongyu, Li |
---|---|
Format: | Article |
Language: | English |
Published: |
2004
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/7372 |
Similar Items
-
Effects of Applied Loads, Effective Contact Area and Surface Roughness on the Dicing Yield of 3D Cu Bonded Interconnects
by: Leong, Hoi Liong, et al.
Published: (2005) -
Reliability of Multi-Terminal Copper Dual-Damascene Interconnect Trees
by: Gan, C.L., et al.
Published: (2003) -
Review of Direct Metal Bonding for Microelectronic Interconnections
by: Zhang, G.G., et al.
Published: (2003) -
Understanding the bonding mechanisms of directly sputtered copper thin film on an alumina substrate
by: Lim, Ju Dy, et al.
Published: (2017) -
Fatal Void Size Comparisons in Via-Below and Via-Above Cu Dual-Damascene Interconnects
by: Choi, Z.-S., et al.
Published: (2003)