Jigsaw: Scalable software-defined caches
Shared last-level caches, widely used in chip-multi-processors (CMPs), face two fundamental limitations. First, the latency and energy of shared caches degrade as the system scales up. Second, when multiple workloads share the CMP, they suffer from interference in shared cache accesses. Unfortunatel...
| Үндсэн зохиолчид: | , |
|---|---|
| Бусад зохиолчид: | |
| Формат: | Өгүүллэг |
| Хэл сонгох: | en_US |
| Хэвлэсэн: |
Institute of Electrical and Electronics Engineers (IEEE)
2014
|
| Онлайн хандалт: | http://hdl.handle.net/1721.1/90818 https://orcid.org/0000-0002-2453-2904 https://orcid.org/0000-0002-6057-9769 |