Integration of silicon photonics into electronic processes
Front-end monolithic integration has enabled photonic devices to be fabricated in bulk and thin-SOI CMOS as well as DRAM electronics processes. Utilizing the CMOS generic process model, integration was accomplished on multi-project wafers that were shared by standard electronic customers without req...
| Main Authors: | , , |
|---|---|
| Other Authors: | |
| Format: | Article |
| Language: | en_US |
| Published: |
Society of Photo-Optical Instrumentation Engineers (SPIE)
2015
|
| Online Access: | http://hdl.handle.net/1721.1/92731 https://orcid.org/0000-0003-0420-2235 |
| _version_ | 1811095204241866752 |
|---|---|
| author | Orcutt, Jason Scott Ram, Rajeev J. Stojanovic, Vladimir |
| author2 | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
| author_facet | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science Orcutt, Jason Scott Ram, Rajeev J. Stojanovic, Vladimir |
| author_sort | Orcutt, Jason Scott |
| collection | MIT |
| description | Front-end monolithic integration has enabled photonic devices to be fabricated in bulk and thin-SOI CMOS as well as DRAM electronics processes. Utilizing the CMOS generic process model, integration was accomplished on multi-project wafers that were shared by standard electronic customers without requiring in-foundry process changes. Simple die or wafer-level post-processing has enabled low-loss waveguides by the removal of the substrate within photonic regions. The custom-process model of the DRAM industry instead enabled optimization of the photonic device fabrication process and the potential elimination of post-processing requirements. Integrated singlecrystalline silicon waveguide loss of ~3 dB/cm has been achieved within a 45nm thin-SOI CMOS process that is currently used to manufacture microprocessors [1]. A fully monolithic photonic transmitter including a pseudo-random bit sequence (PRBS) generating digital backend was also demonstrated within this process [1]. The constraints of zero-change integration have limited achieved polysilicon waveguide loss to ~50 dB/cm with commercially available bulk CMOS processes [2]. Custom polysilicon deposition and processing conditions available for DRAM integration have also led to the demonstration of ~6 dB/cm loss waveguides suitable for integration within electronics processes utilizing bulk silicon starting substrates [3]. An overview of required process features, device design guidelines and integration methodology tradeoffs will be presented. Relevant device metrics of area and energy efficiency as well as achievable photonic device performance will be presented within the context of monolithic front-end integration within state-ofthe- art electronics processes. Applications of this research towards the implementation of a computer system utilizing photonic interconnect for core-to-memory communication will also be discussed. |
| first_indexed | 2024-09-23T16:12:19Z |
| format | Article |
| id | mit-1721.1/92731 |
| institution | Massachusetts Institute of Technology |
| language | en_US |
| last_indexed | 2024-09-23T16:12:19Z |
| publishDate | 2015 |
| publisher | Society of Photo-Optical Instrumentation Engineers (SPIE) |
| record_format | dspace |
| spelling | mit-1721.1/927312022-10-02T07:04:24Z Integration of silicon photonics into electronic processes Orcutt, Jason Scott Ram, Rajeev J. Stojanovic, Vladimir Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science Orcutt, Jason Scott Ram, Rajeev J. Stojanovic, Vladimir Front-end monolithic integration has enabled photonic devices to be fabricated in bulk and thin-SOI CMOS as well as DRAM electronics processes. Utilizing the CMOS generic process model, integration was accomplished on multi-project wafers that were shared by standard electronic customers without requiring in-foundry process changes. Simple die or wafer-level post-processing has enabled low-loss waveguides by the removal of the substrate within photonic regions. The custom-process model of the DRAM industry instead enabled optimization of the photonic device fabrication process and the potential elimination of post-processing requirements. Integrated singlecrystalline silicon waveguide loss of ~3 dB/cm has been achieved within a 45nm thin-SOI CMOS process that is currently used to manufacture microprocessors [1]. A fully monolithic photonic transmitter including a pseudo-random bit sequence (PRBS) generating digital backend was also demonstrated within this process [1]. The constraints of zero-change integration have limited achieved polysilicon waveguide loss to ~50 dB/cm with commercially available bulk CMOS processes [2]. Custom polysilicon deposition and processing conditions available for DRAM integration have also led to the demonstration of ~6 dB/cm loss waveguides suitable for integration within electronics processes utilizing bulk silicon starting substrates [3]. An overview of required process features, device design guidelines and integration methodology tradeoffs will be presented. Relevant device metrics of area and energy efficiency as well as achievable photonic device performance will be presented within the context of monolithic front-end integration within state-ofthe- art electronics processes. Applications of this research towards the implementation of a computer system utilizing photonic interconnect for core-to-memory communication will also be discussed. United States. Defense Advanced Research Projects Agency National Science Foundation (U.S.) (NSF Graduate Research Fellowship) 2015-01-07T17:26:06Z 2015-01-07T17:26:06Z 2013-03 Article http://purl.org/eprint/type/ConferencePaper 9780819493989 0277-786X http://hdl.handle.net/1721.1/92731 Orcutt, Jason S., Rajeev J. Ram, and Vladimir Stojanović. “Integration of Silicon Photonics into Electronic Processes.” Edited by Joel Kubby and Graham T. Reed. Silicon Photonics VIII (March 14, 2013), San Francisco, California, United States. (Proceedings of SPIE ; volume 8629). SPIE © 2013. https://orcid.org/0000-0003-0420-2235 en_US http://dx.doi.org/10.1117/12.2004811 Proceedings of SPIE--the International Society for Optical Engineering ; volume 8629 Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use. application/pdf Society of Photo-Optical Instrumentation Engineers (SPIE) SPIE |
| spellingShingle | Orcutt, Jason Scott Ram, Rajeev J. Stojanovic, Vladimir Integration of silicon photonics into electronic processes |
| title | Integration of silicon photonics into electronic processes |
| title_full | Integration of silicon photonics into electronic processes |
| title_fullStr | Integration of silicon photonics into electronic processes |
| title_full_unstemmed | Integration of silicon photonics into electronic processes |
| title_short | Integration of silicon photonics into electronic processes |
| title_sort | integration of silicon photonics into electronic processes |
| url | http://hdl.handle.net/1721.1/92731 https://orcid.org/0000-0003-0420-2235 |
| work_keys_str_mv | AT orcuttjasonscott integrationofsiliconphotonicsintoelectronicprocesses AT ramrajeevj integrationofsiliconphotonicsintoelectronicprocesses AT stojanovicvladimir integrationofsiliconphotonicsintoelectronicprocesses |