I/O buffer model development from IBIS and IMIC for simulation in SPICE

I/O buffer model development from IBIS and IMIC for simulation in SPICE

In today's high-speed and high IC density digital system, many new problems have appeared. One significant issue is signal integrity (SI) which concerns signal purity. Signal noise and signal delay due to interconnect have been becoming to dominate circuit performance. In order to design reliab...

全面介绍

书目详细资料
主要作者: Wang, Ying.
其他作者: Tan, Han Ngee
格式: Thesis
语言:English
出版: 2008
主题:
DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
DRNTU::Engineering::Computer science and engineering::Computing methodologies::Simulation and modeling
在线阅读:http://hdl.handle.net/10356/13350

因特网

http://hdl.handle.net/10356/13350

相似书籍