Towards designing a secure RISC-V system-on-chip : ITUS

Towards designing a secure RISC-V system-on-chip : ITUS

A rising tide of exploits, in the recent years, following a steady discovery of the many vulnerabilities pervasive in modern computing systems has led to a growing number of studies in designing systems-on-chip (SoCs) with security as a first-class consideration. Fol- lowing the momentum behind RISC...

Olles dieđut

Bibliográfalaš dieđut
Váldodahkkit: Kumar, Vinay B. Y., Deb, Suman, Gupta, Naina, Bhasin, Shivam, Haj-Yahya, Jawad, Chattopadhyay, Anupam, Mendelson, Avi
Eará dahkkit: School of Computer Science and Engineering
Materiálatiipa: Journal Article
Giella:English
Almmustuhtton: 2021
Fáttát:
Engineering::Computer science and engineering
Secure SoC
RISC-V
Liŋkkat:https://hdl.handle.net/10356/147284

Interneahtta

https://hdl.handle.net/10356/147284

Geahča maid