Towards designing a secure RISC-V system-on-chip : ITUS
A rising tide of exploits, in the recent years, following a steady discovery of the many vulnerabilities pervasive in modern computing systems has led to a growing number of studies in designing systems-on-chip (SoCs) with security as a first-class consideration. Fol- lowing the momentum behind RISC...
Main Authors: | Kumar, Vinay B. Y., Deb, Suman, Gupta, Naina, Bhasin, Shivam, Haj-Yahya, Jawad, Chattopadhyay, Anupam, Mendelson, Avi |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/147284 |
Similar Items
-
Real-Time RISC-V-Based CAN-FD Bus Diagnosis Tool
by: Cosmin-Andrei Popovici, et al.
Published: (2023-01-01) -
A Survey on RISC-V-Based Machine Learning Ecosystem
by: Stavros Kalapothas, et al.
Published: (2023-01-01) -
DITES: A Lightweight and Flexible Dual-Core Isolated Trusted Execution SoC Based on RISC-V
by: Yuehai Chen, et al.
Published: (2022-08-01) -
Developing a Multicore Platform Utilizing Open RISC-V Cores
by: Hyeonguk Jang, et al.
Published: (2021-01-01) -
Lightweight secure-boot architecture for RISC-V System-on-Chip
by: Haj-Yahya, Jawad, et al.
Published: (2020)