A 23.4 mW -72-dBc reference spur 40 GHz CMOS PLL featuring a spur-compensation phase detector
This letter introduces a novel phase detector (PD) for suppressing the reference spur in a 40 GHz integer-N phaselocked loop (PLL). Coined as a spur-compensation phase detector (SCPD), the proposed SCPD duplicates itself to an auxiliary path for an edge-combined phase alignment, such that the spurs...
Main Authors: | Liang, Yuan, Boon, Chirn Chye, Chen, Qian |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/156847 |
Similar Items
-
A 40 GHz CMOS PLL with -75-dBc reference spur and 121.9-fs rms jitter featuring a quadrature sampling phase-frequency detector
by: Liang, Yuan, et al.
Published: (2022) -
A 93.4–104.8-GHz 57-mW fractional- N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology
by: Yi, Xiang, et al.
Published: (2020) -
CMOS PLL synthesizers : analysis and design /
by: 229661 Shu, Keliu, et al.
Published: (2005) -
Design of 477MHZ mixed signal phase - locked loop (PLL) for CMOS RF transceiver /
by: Nurul'ain Fadzli, et al.
Published: (2007) -
A 2.6–3.4 ghz fractional-N sub-sampling phase-locked loop using a calibration-free phase-switching-sub-sampling technique
by: Liang, Zhipeng, et al.
Published: (2019)