A 23.4 mW -72-dBc reference spur 40 GHz CMOS PLL featuring a spur-compensation phase detector

A 23.4 mW -72-dBc reference spur 40 GHz CMOS PLL featuring a spur-compensation phase detector

This letter introduces a novel phase detector (PD) for suppressing the reference spur in a 40 GHz integer-N phaselocked loop (PLL). Coined as a spur-compensation phase detector (SCPD), the proposed SCPD duplicates itself to an auxiliary path for an edge-combined phase alignment, such that the spurs...

Full description

Bibliographic Details
Main Authors:	Liang, Yuan, Boon, Chirn Chye, Chen, Qian
Other Authors:	School of Electrical and Electronic Engineering
Format:	Journal Article
Language:	English
Published:	2022
Subjects:	Engineering::Electrical and electronic engineering::Integrated circuits CMOS Phase-Locked Loop Phase Detector
Online Access:	https://hdl.handle.net/10356/156847

Similar Items

A 40 GHz CMOS PLL with -75-dBc reference spur and 121.9-fs rms jitter featuring a quadrature sampling phase-frequency detector
by: Liang, Yuan, et al.
Published: (2022)

A 93.4–104.8-GHz 57-mW fractional- N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology
by: Yi, Xiang, et al.
Published: (2020)

CMOS PLL synthesizers : analysis and design /
by: 229661 Shu, Keliu, et al.
Published: (2005)

Design of 477MHZ mixed signal phase - locked loop (PLL) for CMOS RF transceiver /
by: Nurul'ain Fadzli, et al.
Published: (2007)

A 2.6–3.4 ghz fractional-N sub-sampling phase-locked loop using a calibration-free phase-switching-sub-sampling technique
by: Liang, Zhipeng, et al.
Published: (2019)

Analog CMOS Voltage Controlled Oscillator (VCO) in Phase Locked Loop (PLL) /
by: 226079 Khaw, Vern Shyn
Published: (2005)

Design of 477MHZ mixed signal phase - locked loop (PLL) for CMOS RF transceiver [electronic resource] /
by: Nurul'ain Fadzli, et al.
Published: (2007)

Design of phase detector and frequency divider in phase-locked loop (PLL) /
by: 286726 Charlene Isabella Raynold, et al.
Published: (2007)

Design of phase detector and frequency divider in phase-locked loop (PLL) [electronic resource]/
by: 286726 Charlene Isabella Raynold, et al.
Published: (2007)

Application of a Simplified PLL Algorithm for Unbalanced Three Phase Systems by Using Low Cost Microcontrollers
by: Mustafa Cem Ozkilic, et al.
Published: (2018-01-01)

Merekabentuk penjana isyarat menggunakan pensintesis frekuensi dengan pll /
by: 429451 Arni Kesumawati Hasan
Published: (2000)

Spur canceling technique by folded XOR gate phase detector and its application to a millimeter-wave SiGe BiCMOS PLL
by: Liang, Yuan, et al.
Published: (2023)

A 311.6 GHz phase-locked loop in 0.13 μm SiGe BiCMOS process with –90 dBc/Hz in-band phase noise
by: Liang, Yuan, et al.
Published: (2020)

Merekabentuk penjana isyarat menggunakan pensintesis frekuensi dengan pll [microfilm] /
by: Arni Kesumawati Hasan
Published: (2000)

Digital PLL frequency synthesizers : theory and design/
by: 420487 Rohde, Ulrich L.
Published: (1983)

A 1.2 V 2.4 GHz low spur CMOS PLL synthesizer with a gain boosted charge pump for a batteryless transceiver
by: Boon, Chirn Chye, et al.
Published: (2013)

SOGI-PLL Aprimorado por Algoritmo de Fourier de um Ciclo
by: Fernando Lino, et al.
Published: (2021-03-01)

Design methodology for RF CMOS phase locked loops /
by: 414475 Quemada, Carlos, et al.
Published: (2009)

Low Power Clock Generator Design With CMOS Signaling
by: Yongping Fan, et al.
Published: (2021-01-01)

Insights Into Architectural Spurs in High-Performance Fractional-<italic>N</italic> Frequency Synthesizers
by: Michael Peter Kennedy, et al.
Published: (2024-01-01)

Built-in self test for phase-locked loop [electronic resource] /
by: 391738 Goh, Alvin Shing Chye, et al.
Published: (2008)

Built-in self test for phase-locked loop /
by: 391738 Goh, Alvin Shing Chye, et al.
Published: (2008)

Design and Implementation of an N-type Integer Phase-locked Loop with Low Phase Noise and Two Output Frequencies at 1 and 4 GHz
by: Hamid Kazemi Karyani, et al.
Published: (2024-03-01)

Harmonic Oscillators in CMOS—A Tutorial Overview
by: Pietro Andreani, et al.
Published: (2021-01-01)

A 52–57 GHz 6-bit phase shifter with hybrid of passive and active structures
by: Quan, Xing, et al.
Published: (2020)

Exploring a comprehensive review of non-linear and composite phase frequency detectors within PLL frameworks
by: N.R. Sivaraaj, et al.
Published: (2024-12-01)

Compact switched-capacitor power detector with frequency compensation in 65-nm CMOS
by: Li, Chenyang, et al.
Published: (2020)

A Low-Phase-Noise 8 GHz Linear-Band Sub-Millimeter-Wave Phase-Locked Loop in 22 nm FD-SOI CMOS
by: Mamady Kebe, et al.
Published: (2023-05-01)

A W-band switch-less Dicke receiver for millimeter-wave imaging in 65nm CMOS
by: Feng, Guangyin, et al.
Published: (2018)

An inverted ring oscillator noise-shaping time-to-digital converter with in-band noise reduction and coherent noise cancellation
by: Yi, Xiang, et al.
Published: (2020)

A Simplified <i>G</i><sub><i>m</i></sub> − <i>C</i> Filter Technique for Reference Spur Reduction in Phase-Locked Loop
by: P. Purushothama Chary, et al.
Published: (2024-03-01)

A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s hybrid analog equalizer under 21-dB channel loss in 65-nm CMOS
by: Balachandran, Arya, et al.
Published: (2020)

Transient synchronization stability of a weak‐grid connected VSC considering the interaction of outer control loops and PLL dynamics
by: Xialin Li, et al.
Published: (2024-09-01)

Transient Instability Mechanism and Control Method of PLL-Based Grid-Connected VSC
by: Zheng CHEN, et al.
Published: (2022-10-01)

D-band surface-wave modulator and signal source with 40 dB extinction ratio and 3.7 mW output power in 65 nm CMOS
by: Liang, Yuan, et al.
Published: (2020)

VLSI implementation of analog phase detector in phase-locked loop /
by: 352558 Nooraini Naim
Published: (2006)

Phase-locked loops & their application/
by: Lindsey, William C., et al.
Published: (1978)

Industrial electronics experiments : phase locked loop - some applications /
by: 352629 Muhamad Irwan Abdol Ghani
Published: (2006)

Design of phase-locked loop circuits, with experiments/
by: 186418 Berlin, Howard M.
Published: (1978)

Phase-locked loops : application to coherent receiver design/
by: 243895 Blanchard, Alain
Published: (1976)