Design of continuous-time delta-sigma modulator for sub-GHz sampling frequency
Delta-Sigma (ΣΔ) analog-to-digital converters (ADCs) are widely used in wireless transceiver. Recently, continuous-time (CT) ΣΔ ADCs gain growing interest in their lower power consumption and wider input bandwidth as compared to the discrete-time (DT) counterparts. In this thesis, the system desi...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project (FYP) |
| Language: | English |
| Published: |
2009
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/15711 |
| _version_ | 1826117314478604288 |
|---|---|
| author | Tran, Xuan Anh. |
| author2 | Tiew Kei Tee |
| author_facet | Tiew Kei Tee Tran, Xuan Anh. |
| author_sort | Tran, Xuan Anh. |
| collection | NTU |
| description | Delta-Sigma (ΣΔ) analog-to-digital converters (ADCs) are widely used in wireless transceiver. Recently, continuous-time (CT) ΣΔ ADCs gain growing interest in their lower power consumption and wider input bandwidth as compared to the discrete-time (DT) counterparts.
In this thesis, the system design and simulation of a low voltage and high frequency multi bit continuous-time (CT) sigma delta (ΣΔ) modulator is presented. It also covers the analog part of the modulator while the digital part of the modulator is covered in another thesis. The design is carried out in two stages; the first stage is the system level design of the sigma delta modulator, while the second stage is the designing of lowpass (LP) filter. The behavioral simulation of the ΣΔ modulator is done using Matlab Simulink and various non-idealities such as excess loop delay, clock jitter and DAC nonlinearity are modeled and studied. The LP filter is designed using transconductor-capacitor (Gm-C) opamp integrator and RC opamp integrator.
The proposed CT delta-sigma modulator is a third-order continuous-time multi-bit (4-bit) modulator intended to operate at an oversampling ratio of 16. Simulation results show that the modulator achieves more than 80dB dynamic range over a 16-MHz bandwidth with a sampling frequency of 512MHz. This device is designed and simulated in 0.18µm CMOS process technology using Cadence IC design software. |
| first_indexed | 2024-10-01T04:25:36Z |
| format | Final Year Project (FYP) |
| id | ntu-10356/15711 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T04:25:36Z |
| publishDate | 2009 |
| record_format | dspace |
| spelling | ntu-10356/157112023-07-07T16:20:39Z Design of continuous-time delta-sigma modulator for sub-GHz sampling frequency Tran, Xuan Anh. Tiew Kei Tee School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Delta-Sigma (ΣΔ) analog-to-digital converters (ADCs) are widely used in wireless transceiver. Recently, continuous-time (CT) ΣΔ ADCs gain growing interest in their lower power consumption and wider input bandwidth as compared to the discrete-time (DT) counterparts. In this thesis, the system design and simulation of a low voltage and high frequency multi bit continuous-time (CT) sigma delta (ΣΔ) modulator is presented. It also covers the analog part of the modulator while the digital part of the modulator is covered in another thesis. The design is carried out in two stages; the first stage is the system level design of the sigma delta modulator, while the second stage is the designing of lowpass (LP) filter. The behavioral simulation of the ΣΔ modulator is done using Matlab Simulink and various non-idealities such as excess loop delay, clock jitter and DAC nonlinearity are modeled and studied. The LP filter is designed using transconductor-capacitor (Gm-C) opamp integrator and RC opamp integrator. The proposed CT delta-sigma modulator is a third-order continuous-time multi-bit (4-bit) modulator intended to operate at an oversampling ratio of 16. Simulation results show that the modulator achieves more than 80dB dynamic range over a 16-MHz bandwidth with a sampling frequency of 512MHz. This device is designed and simulated in 0.18µm CMOS process technology using Cadence IC design software. Bachelor of Engineering 2009-05-14T02:55:57Z 2009-05-14T02:55:57Z 2009 2009 Final Year Project (FYP) http://hdl.handle.net/10356/15711 en Nanyang Technological University 118 p. application/pdf |
| spellingShingle | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Tran, Xuan Anh. Design of continuous-time delta-sigma modulator for sub-GHz sampling frequency |
| title | Design of continuous-time delta-sigma modulator for sub-GHz sampling frequency |
| title_full | Design of continuous-time delta-sigma modulator for sub-GHz sampling frequency |
| title_fullStr | Design of continuous-time delta-sigma modulator for sub-GHz sampling frequency |
| title_full_unstemmed | Design of continuous-time delta-sigma modulator for sub-GHz sampling frequency |
| title_short | Design of continuous-time delta-sigma modulator for sub-GHz sampling frequency |
| title_sort | design of continuous time delta sigma modulator for sub ghz sampling frequency |
| topic | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits |
| url | http://hdl.handle.net/10356/15711 |
| work_keys_str_mv | AT tranxuananh designofcontinuoustimedeltasigmamodulatorforsubghzsamplingfrequency |