Low-power techniques for CMOS SRAM design
This project attempts on exploring some low-power circuit techniques for CMOS SRAM design. The interests of this work are focused on the power reduction of the memory cell array, current-mode sensing circuit and FIFO memory.
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | English |
| Published: |
2009
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/19581 |
| _version_ | 1811687168379191296 |
|---|---|
| author | Wang, Hai Bo |
| author2 | Liu, Po Ching |
| author_facet | Liu, Po Ching Wang, Hai Bo |
| author_sort | Wang, Hai Bo |
| collection | NTU |
| description | This project attempts on exploring some low-power circuit techniques for CMOS SRAM design. The interests of this work are focused on the power reduction of the memory cell array, current-mode sensing circuit and FIFO memory. |
| first_indexed | 2024-10-01T05:12:01Z |
| format | Thesis |
| id | ntu-10356/19581 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T05:12:01Z |
| publishDate | 2009 |
| record_format | dspace |
| spelling | ntu-10356/195812023-07-04T15:25:45Z Low-power techniques for CMOS SRAM design Wang, Hai Bo Liu, Po Ching School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits This project attempts on exploring some low-power circuit techniques for CMOS SRAM design. The interests of this work are focused on the power reduction of the memory cell array, current-mode sensing circuit and FIFO memory. Master of Engineering 2009-12-14T06:16:20Z 2009-12-14T06:16:20Z 1997 1997 Thesis http://hdl.handle.net/10356/19581 en NANYANG TECHNOLOGICAL UNIVERSITY 116 p. application/pdf |
| spellingShingle | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Wang, Hai Bo Low-power techniques for CMOS SRAM design |
| title | Low-power techniques for CMOS SRAM design |
| title_full | Low-power techniques for CMOS SRAM design |
| title_fullStr | Low-power techniques for CMOS SRAM design |
| title_full_unstemmed | Low-power techniques for CMOS SRAM design |
| title_short | Low-power techniques for CMOS SRAM design |
| title_sort | low power techniques for cmos sram design |
| topic | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits |
| url | http://hdl.handle.net/10356/19581 |
| work_keys_str_mv | AT wanghaibo lowpowertechniquesforcmossramdesign |