FPGA implementation of turbo decoders with various decoding algorithms

FPGA implementation of turbo decoders with various decoding algorithms

This thesis is aimed to implement turbo decoder with various iteratie decoding algorithms, and to compare their hardware requirements, speeds achievable and error performances.

Bibliographic Details
Main Author: Lu, Shanguo.
Other Authors: Gunawan, Erry
Format: Thesis
Published: 2008
Subjects:
DRNTU::Engineering::Computer science and engineering::Computing methodologies::Pattern recognition
Online Access:http://hdl.handle.net/10356/2385

Internet

http://hdl.handle.net/10356/2385

Similar Items