CMOS differential logic circuits for low power and high-speed applications

A new CSDL circuit is proposed which reduces the number of transistors and input signals required compared to the original CSDL circuit.

Bibliographic Details
Main Author:	They, Kian Seng
Other Authors:	Lau, Kim Teen
Format:	Thesis
Published:	2008
Subjects:	DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Online Access:	http://hdl.handle.net/10356/3586

Internet

http://hdl.handle.net/10356/3586