CMOS differential logic circuits for low power and high-speed applications
A new CSDL circuit is proposed which reduces the number of transistors and input signals required compared to the original CSDL circuit.
Main Author: | They, Kian Seng |
---|---|
Other Authors: | Lau, Kim Teen |
Format: | Thesis |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3586 |
Similar Items
-
Low power CMOS circuits
by: Teo, Kok Chin
Published: (2014) -
Performance analysis and comparison of low power dynamic and differential CMOS logic adder circuits
by: Prasanna Dhayalan
Published: (2015) -
Low voltage low power CMOS circuits for IoT applications
by: Liu, Yue
Published: (2019) -
New BiCMOS device structures and circuits for low-voltage low-power applications
by: Yeo, Kiat Seng
Published: (2009) -
High performance fast feedthrough CMOS logic circuits
by: Qu, Yang.
Published: (2009)