Power optimization in data path allocation for high-level synthesis
This thesis addresses the problem of minimizing power consumption in the high-level synthesis of data-dominated CMOS circuits.
| Hoofdauteur: | |
|---|---|
| Andere auteurs: | |
| Formaat: | Thesis |
| Gepubliceerd in: |
2008
|
| Onderwerpen: | |
| Online toegang: | http://hdl.handle.net/10356/4049 |