Latchup characterization of submicrometer CMOS
The main purpose of this project is to study the latchup phenomenon in submicrometer CMOS devices and investigate the effects of spike annealing process on latchup sensitivity. Latchup characterization was carried out by a steady-state latchup triggering method.
Main Author: | Chow, Jane Sze Mun. |
---|---|
Other Authors: | Zhang, Qing |
Format: | Thesis |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4163 |
Similar Items
-
Research on CMOS latchup in quarter micron technology
by: Leong, Kam Chew.
Published: (2008) -
Charge-pumping studies of hot-carrier effects in submicrometer PMOSFETs
by: Ang, Chew Hoe
Published: (2009) -
Comparison of DC latchup characterization techniques for CMOS technology
by: Leventhal, Ira H
Published: (2005) -
A transient analysis and characterization of latchup in bulk CMOS
by: Zappe, Hans Paul
Published: (2005) -
Impact of channel engineering on hot-electron injection in the deep-submicrometer flash memory cell
by: Zhang, Yu
Published: (2008)