Improvement of contact resistance through barrier metallization optimization
Development of CVD_TI (Ti film deposition using Chemical Vapour Deposition technique) process in place of PVD (Physical Vapour Deposition) process for 0.15 micrometer generation ofr DRAM contact barrier layer process was carried out and success was achieved.
Main Author: | Goh, Edwin Beng Chye. |
---|---|
Other Authors: | Prasad, Krishnamachar |
Format: | Thesis |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4291 |
Similar Items
-
Process capability index (CPK) improvement for NMOS transistor IDSAT of 0.3 micrometer technology
by: Goh, Beng Lee.
Published: (2008) -
Resolving and guardbanding backend impact for poly plug incomplete barrier contact for SDRAM
by: Tan, Albert Chong Kit
Published: (2008) -
Optimizing of TiN barrier properties for CNT interconnects
by: Ng, Anthony Tian Shi
Published: (2012) -
Nonvolatile resistive switching in metal oxides for the application in resistive random access memory
by: Peng, Haiyang
Published: (2014) -
Design for reliability through engineering optimization
by: Ng, Wee Loon
Published: (2015)