VLSI implementation of Reed Solomon encoder and decoder chip

This report represents the VLSI design implementation of the Reed Solomon Encoder and Decoder. The overall architecture, design, simulation and synthesis of the Reed Solomon Encoder and Decoder, as well as the internal modules are discussed in detail.

Bibliographic Details
Main Author: Lau, Luh Chyuan.
Other Authors: Ho, Duan Juat
Format: Thesis
Published: 2008
Subjects:
Online Access:http://hdl.handle.net/10356/4561