Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process
Content Addressable Memory (CAM) is extensively used in many high speed data searching applications due to its high speed and single clock cycle throughput characteristics. However, this comes at a cost of high power consumption mainly due to the match line sense amplifier. Therefore, a lot of works...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project (FYP) |
| Language: | English |
| Published: |
2011
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/45740 |
| _version_ | 1826122613878947840 |
|---|---|
| author | Tan, Xiao Liang. |
| author2 | Yeo Kiat Seng |
| author_facet | Yeo Kiat Seng Tan, Xiao Liang. |
| author_sort | Tan, Xiao Liang. |
| collection | NTU |
| description | Content Addressable Memory (CAM) is extensively used in many high speed data searching applications due to its high speed and single clock cycle throughput characteristics. However, this comes at a cost of high power consumption mainly due to the match line sense amplifier. Therefore, a lot of works have been done to reduce the power consumption of the match line sense amplifiers. This report first presents detail analysis designs of CAM Match line sense amplifier designs in 65 nm process technologies. Despite of the power consumptions, their robustness in consideration of process, supply voltage, and temperatures variations is explored in detail. The simulation results show that the conventional design [1] is robust but with a very high power consumption; the pre-charge low sensing techniques including the current-race [2], the ML-stability [3], and the positive-feedback [4] are quite sensitive to external environment variations despite of their low power consumptions; the low-voltage swing sense amplifier design, namely, the charge-injection [5] is very robust while maintaining a very low power consumption. |
| first_indexed | 2024-10-01T05:51:21Z |
| format | Final Year Project (FYP) |
| id | ntu-10356/45740 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T05:51:21Z |
| publishDate | 2011 |
| record_format | dspace |
| spelling | ntu-10356/457402023-07-07T16:17:34Z Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process Tan, Xiao Liang. Yeo Kiat Seng School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Power electronics Content Addressable Memory (CAM) is extensively used in many high speed data searching applications due to its high speed and single clock cycle throughput characteristics. However, this comes at a cost of high power consumption mainly due to the match line sense amplifier. Therefore, a lot of works have been done to reduce the power consumption of the match line sense amplifiers. This report first presents detail analysis designs of CAM Match line sense amplifier designs in 65 nm process technologies. Despite of the power consumptions, their robustness in consideration of process, supply voltage, and temperatures variations is explored in detail. The simulation results show that the conventional design [1] is robust but with a very high power consumption; the pre-charge low sensing techniques including the current-race [2], the ML-stability [3], and the positive-feedback [4] are quite sensitive to external environment variations despite of their low power consumptions; the low-voltage swing sense amplifier design, namely, the charge-injection [5] is very robust while maintaining a very low power consumption. Bachelor of Engineering 2011-06-16T08:41:22Z 2011-06-16T08:41:22Z 2011 2011 Final Year Project (FYP) http://hdl.handle.net/10356/45740 en Nanyang Technological University 54 p. application/pdf |
| spellingShingle | DRNTU::Engineering::Electrical and electronic engineering::Power electronics Tan, Xiao Liang. Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process |
| title | Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process |
| title_full | Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process |
| title_fullStr | Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process |
| title_full_unstemmed | Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process |
| title_short | Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process |
| title_sort | design and analysis of low power variation tolerant match line sense amplifiers for large capacity content addressable memories cams in 65 nm cmos process |
| topic | DRNTU::Engineering::Electrical and electronic engineering::Power electronics |
| url | http://hdl.handle.net/10356/45740 |
| work_keys_str_mv | AT tanxiaoliang designandanalysisoflowpowervariationtolerantmatchlinesenseamplifiersforlargecapacitycontentaddressablememoriescamsin65nmcmosprocess |