Design and implementation of power-efficient class D output stage
The purpose of this project was to study and design the output stage of a class D amplifier with incomplete feedback network.
Main Author: | |
---|---|
Other Authors: | |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/45877 |