Design of low-power and low-voltage VLSI multipliers
This thesis proposes several designs for low-power low-voltage digital CMOS multipliers for two's complement multiplication.
Main Author: | |
---|---|
Other Authors: | |
Format: | Thesis |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4997 |