Cascade divide-by-two counter design for RFIC
Rapid evolution of the communication industry has increased the demand for RF circuits with higher speed performance and lower power dissipation. In the Phase Locked Loop (PLL) circuits which are frequently adopted as frequency synthesizer, the speed of frequency divider has become the bottleneckin...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project (FYP) |
| Language: | English |
| Published: |
2014
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/60455 |