Design of low-voltage differential signaling (LVDS) system
This Report presents a Low Voltage Differential Signaling (LVDS) standard circuit driver and receiver. Circuit Driver is designed under supply voltage of 1.8V. Circuit Driver is implemented using 180nm CMOS technology. Driver circuit uses nominal current of 3.5mA, produced a voltage swing of 350...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project (FYP) |
| Language: | English |
| Published: |
2014
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/61434 |