Automated scripts for testing verilog designs with iVerilog
Writing a testbench to test Verilog designs is a tedious process. The user is required to first have a very clear understanding of the design specifications. After which, a test plan can then be devised to document the test bench architecture and scenarios in detail. Undergraduates often lack the re...
| Huvudupphovsman: | |
|---|---|
| Övriga upphovsmän: | |
| Materialtyp: | Final Year Project (FYP) |
| Språk: | English |
| Publicerad: |
2015
|
| Ämnen: | |
| Länkar: | http://hdl.handle.net/10356/62552 |