Design of minimum energy driven ultra-low voltage SRAMs and D flip-flop
The aggressive CMOS technology shrinking driven by cost reduction, performance improvement and power minimization enables integration of billions of transistors onto a single chip. State-of-the-art System-on-Chips (SoCs) incorporate more cores, larger capacity caches and more application-specific ha...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Published: |
2015
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/10356/65355 |