Memory interface design for integrating accelerators with Xilinx Zynq platform
Field-Programmable Gate Arrays (FPGAs) are silicon chips with several configurable logic blocks connected to each other with the help of programmable interconnects. Numerous processes can be carried out on an FPGA in parallel. In this report we present a set of experiments for interfacing accelerato...
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Final Year Project (FYP) |
| 语言: | English |
| 出版: |
2018
|
| 主题: | |
| 在线阅读: | http://hdl.handle.net/10356/74341 |