Checking consistency of C and Verilog using predicate abstraction and induction
It is common practice to write C models of circuits due to the greater simulation efficiency. Once the C program satisfies the requirements, the circuit is designed in a hardware description language (HDL) such as Verilog. It is therefore highly desirable to automatically perform a correspondence ch...
| Main Authors: | , |
|---|---|
| Format: | Conference item |
| Published: |
IEEE
2004
|