Pipeline quantum processor architecture for silicon spin qubits

We propose a quantum processor architecture, the qubit ‘pipeline’, in which run-time scales additively as functions of circuit depth and run repetitions. Run-time control is applied globally, reducing the complexity of control and interconnect resources. This simplification is achieved by shuttling...

Полное описание

Библиографические подробности
Главные авторы: Patomäki, SM, Gonzalez-Zalba, MF, Fogarty, MA, Cai, Z, Benjamin, SC, Morton, JJL
Формат: Journal article
Язык:English
Опубликовано: Springer Nature 2024

Схожие документы