Pipeline quantum processor architecture for silicon spin qubits
We propose a quantum processor architecture, the qubit ‘pipeline’, in which run-time scales additively as functions of circuit depth and run repetitions. Run-time control is applied globally, reducing the complexity of control and interconnect resources. This simplification is achieved by shuttling...
Главные авторы: | Patomäki, SM, Gonzalez-Zalba, MF, Fogarty, MA, Cai, Z, Benjamin, SC, Morton, JJL |
---|---|
Формат: | Journal article |
Язык: | English |
Опубликовано: |
Springer Nature
2024
|
Схожие документы
-
Coherence of spin qubits in silicon
по: Tyryshkin, A, и др.
Опубликовано: (2006) -
Coherence of spin qubits in silicon
по: Tyryshkin, A, и др.
Опубликовано: (2006) -
RISC processor in pipeline architecture /
по: 364117 Tsen, Yee Sun
Опубликовано: (2000) -
A single-atom electron spin qubit in silicon.
по: Pla, J, и др.
Опубликовано: (2012) -
Probabilistic interpolation of quantum rotation angles
по: Koczor, B, и др.
Опубликовано: (2024)